

Rome | Login | Logour | Access information | Alc

Welcome United States Patent and Trademark Office

Search Resu	lts		erowse	SEARCH	IEEE XPLORE GUIDE			
Your search	((pipelin*) < near/10> (hait*, stop* matched 32 of 1318251 documents of 32 results are displayed, 25 to a	i.	suspend*) <and> stage*)<in>* y Relevance in Descending order.</in></and>			⊠e-mail		
s Search Opt	ions							
View Session History		Modify	Medify Search					
New Search			((((plpelin*) <near 10=""> (halt*, stop*, held , hold*, suspend*) <and> stage*)<in> metad</in></and></near>					
s Key				Citation & Abstra	act			
HEER JNC.	IEEE Journal or Magazine							
iee inl	IEE Journal or Magazine	√ view	selected items   Select All	Deselect All				
IEEE CNF	IEEE Conference Proceeding							
KIII CNF	IEE Conference Proceeding		26. High speed re-configurable pi Hui Liu; Hassoun, M.;	peline ADC cell desi	gn			
CT2 3331	IEEE Standard		Mixed-Signal Design, 2001, SSI 25-27 Feb. 2001 Page(s):158 - Digital Object Identifier 10.1109/	161				
			AbstractPlus   Full Text: PDF(16 Rights and Permissions	60 KB) IEEE CNF				
			27. Components of a 12-bit 50 Ms Hui Liu; Xiaohong Du; Marwan E Circuits and Systems, 2000, Pro Volume 1, 8-11 Aug. 2000 Page Digital Object Identifier 10.1109/	Hassoun; occedings of the 43rd e(s):400 - 403 vol.1 /MVVSCAS.2000.9516	EEE Midwest Symposium on			
			AbstractPlus   Full Text: <u>PDF</u> (24 <u>Rights and Permissions</u>	iukb) izze Cnp				
			28. High-speed CMOS current-mo Chung-Yu Wu; Yu-Yee Liow; Electronics. Circuits and System Volume 2, 17-20 Dec. 2000 Pag Digital Object Identifier 10.1109/	ns, 2000, ICECS 2000 ge(s):907 - 910 vol.2		nference on		
			AbstractPlus   Full Text: PDE(34 Rights and Permissions	10 kb) ieee crf				
		n	29. A 3.3 V 14-bit 10 MSPS calibra Seung-Bin You; Ku-Whan Lee; I Circuits and Systems, 2000. Pro Volume 1, 28-31 May 2000 Pag Digital Object Identifier 10.1109/	Hee Cheol Choi; Ho-J oceedings, ISCAS 200 ge(s):435 - 438 vol.1	in Park; Jae-Whui Kim; Chung,			
			AbstractPlus   Full Text: PDE(33 Rights and Permissions	86 kb) leee Cnf				
			30. FPGA implementation of 2D w Reza, A.M.; Turney, R.D.; Signals, Systems, and Compute Volume 1, 24-27 Oct. 1999 Pag	rs. 1999 Conference	Record of the Thirty-Third Asilo	mar Conferer		

Digital Object Identifier 10.1109/ACSSC.1999.832397

AbstractPlus | References | Full Text: PDF(212 KB) : EEE JNL Rights and Permissions 6. A 3.3-V 12-b 50-MS/s A/D converter in 0.6-µm CMOS with over 80-dB SFDR Hui Pan; Segami, M.; Choi, M.; Ling Cao; Abidi, A.A.; Solid-State Circuits, IEEE Journal of Volume 35, Issue 12, Dec. 2000 Page(s):1769 - 1780 Digital Object Identifier 10.1109/4.890290 AbstractPlus | References | Full Text: PDE(340 KB) | IEEE JNL Rights and Permissions 7. A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input Yang, W.; Kelly, D.; Mehr, L.; Sayuk, M.T.; Singer, L.; Solid-State Circuits, IEEE Journal of Volume 36, Issue 12, Dec. 2001 Page(s):1931 - 1936 Digital Object Identifier 10.1109/4.972143 Rights and Permissions 8. A multichannel pipeline analog-to-digital converter for an integrated 3-D ultrasound imaging Kaviani, K.; Oralkan, O.; Khuri-Yakub, P.; Wooley, B.A.; Solid-State Circuits, IEEE Journal of Volume 38, Issue 7, July 2003 Page(s):1266 - 1270 Digital Object Identifier 10.1109/JSSC.2003.813294 AbstractPlus | References | Full Text: PDE(408 KB) | IEEE JRI. Rights and Permissions 9. Digital background calibration of an algorithmic analog-to-digital converter using a simplifie П Blecker, E.B.; McDonald, T.M.; Erdogan, O.E.; Hurst, P.J.; Lewis, S.H.; Solid-State Circuits, IEEE Journal of Volume 38, Issue 6, June 2003 Page(s):1059 - 1062 Digital Object Identifier 10.1109/JSSC.2003.811990 AbstractPlus | References | Full Text: PDE(413 KB) | IEEE JNL Rights and Permissions 10. A 10-b 30-MS/s low-power pipelined CMOS A/D converter using a pseudodifferential architec Miyazaki, D.; Kawahito, S.; Furuta, M.; Solid-State Circuits, IEEE Journal of Volume 38, Issue 2, Feb. 2003 Page(s):369 - 373 Digital Object Identifier 10.1109/JSSC.2002.807400 AbstractPlus | References | Full Text: PDF(391 KB) :EEE JNL Rights and Permissions 11. A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR Yun Chiu; Gray, P.R.; Nikolic, B.; Solid-State Circuits, IEEE Journal of Volume 39, Issue 12, Dec. 2004 Page(s):2139 - 2151 Digital Object Identifier 10.1109/JSSC.2004.836232 AbstractPlus | References | Full Text: PDF(1040 KB) | IEEE JNL Rights and Permissions 12. A 150-MS/s 8-b 71-mW CMOS time-interleaved ADC Limotyrakis, S.; Kulchycki, S.D.; Su, D.K.; Wooley, B.A.; Solid-State Circuits, IEEE Journal of Volume 40, Issue 5, May 2005 Page(s):1057 - 1067 Digital Object Identifier 10.1109/JSSC.2005.845992 AbstractPlus | References | Full Text: PDF(920 KB) :EEE JNL

Rights and Permissions

	13. A Low Power ROM-Less Direct Digital Frequency Synthesizer with Preset Value Pipelined Ai Jun Chen; Rong Luo; Huazhong Yang; Hui Wang;  VLSI Design, 2006. Held jointly with 5th International Conference on Embedded Systems and Desi Conference on 03-07 Jan. 2006 Page(s):377 - 380  Digital Object Identifier 10.1109/VLSID.2006.15  AbstractPlus   Full Text: PDF(288 KB)   ISSE CNF Rights and Permissions
	14. Clockless Pipelining for Coarse Grain Datapaths  Alsharqawi, A.; Ejnioui, A.;  VLSi Design, 2006. Held jointly with 5th International Conference on Embedded Systems and Desi Conference on 03-07 Jan. 2006 Page(s):749 - 753  Digital Object Identifier 10.1109/VLSID.2006.60  AbstractPlus   Full Text: PDE(272 KB) ISSE CNF Rights and Permissions
	15. Modularized pipeline readout electronics for SuperKEKB  Higuchi, T.; Hazumi, M.; Ikeno, M.; Itoh, R.; Iwasaki, Y.; Nakao, M.; Nakayoshi, K.; Suzuki, S.Y.; Ta  Aulchenko, V.; Bukin, M.A.; Schwartz, B.; Usov, Y.; Wei, B.; Varner, G.S.; Kawasaki, T.; Nakano, F  Natkaniec, Z.;  Nuclear Science Symposium Conference Record, 2004 IEEE  Volume 3, 16-22 Oct. 2004 Page(s):1980 - 1983 Vol. 3  Digital Object Identifier 10.1109/INSSMIC.2004.1462634  AbstractPlus   Full Text: PDE(1123 KB) IEEE CNF  Rights and Permissions
	16. A low-power 4-b 2.5 Gsample/s pipelined flash analog-to-digital converter using differential of DCVSPG encoder  Radhakrishnan, S.; Wang, M.; Chen, CI.H.;  Circuits and Systems. 2005. ISCAS 2005. IEEE International Symposium on 23-26 May 2005 Page(s):6142 - 6145 Vol. 6  Digital Object Identifier 10.1109/ISCAS.2005.1466042  AbstractPlus   Full Text: PDE(240 KB)   ###################################
nance 	17. A 12-bit, 50 MS/s SiGe BICMOS sample-and-hold residue amplifier  Devarajan, S.; Gutmann, R.J.; Rose, K.;  Electrical and Computer Engineering. 2004. Canadian Conference on  Volume 3, 2-5 May 2004 Page(s):1293 - 1296 Vol.3  AbstractPlus   Full Text: PDE(507 KB)   III KEI CNEE  Rights and Permissions
	18. Resonant tunnelling diode based QMOS edge triggered flip-flop design Hui Zhang; Mazumder, P.; Kyounghoon Yang; Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on Volume 3, 23-26 May 2004 Page(s):III - 705-8 Vol.3  AbstractPlus   Full Text: PDF(306 KB)   ISSEE CNF Rights and Permissions
	19. A CMOS low-power ADC for DVB-T and DVB-H systems  Adeniran, O.A.; Demosthenous, A.; Clifton, C.; Atungsiri, S.; Soin, R.;  Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on Volume 1, 23-26 May 2004 Page(s):I-209 - I-212 Vol.1  AbstractPlus,   Full Text: PDE(276 KB)   IEEE CNF Rights and Permissions

	20. A novel queuing architecture for background calibration of pipeline ADCs Savla, A.; Leonard, J.; Ravindran, A.;
	Circuits and Systems, 2004, ISCAS '04, Proceedings of the 2004 International Symposium on
	Volume 1, 23-26 May 2004 Page(s):I-65 - I-68 Vol.1
	AbstractPlus   Full Text: PDF(252 KB) IIIEE CNF Rights and Permissions
	21. A 28mW 10b 80MS/s pipelined ADC in 0.13/spl mu/m CMOS
	Bogner, P.;
	Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on
	Volume 1, 23-26 May 2004 Page(s):I - 17-20 Vol.1
	Digital Object Identifier 10.1109/ISCAS.2004.1328120
	AbstractPlus   Full Text: PDE(344 KB)
	22. Digital error correction and calibration of gain non-linearities in a pipelined ADC
	Ravindran, A.; Savia, A.; Leonard, J.;  Circuits and Systems, 2004, ISCAS '04, Proceedings of the 2004 International Symposium on
	Volume 1, 23-26 May 2004 Page(s):I-1 - I-4 Vol.1
	Digital Object Identifier 10.1109/ISCAS.2004.1328116
	AbstractPlus   Full Text: PDF(395 KB) ISSE CNF
	Rights and Permissions
	23. An IF-sampling timing skew-insensitive parallel S/H circuit
4	Aho, M.; Hakkarainen, V.; Sumanen, L.; Waltari, M.; Halonen, K.;
	Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on
	Volume 1, 23-26 May 2004 Page(s):I - 1052-5 Vol.1 Digital Object Identifier 10.1109/ISCAS.2004.1328379
	AbstractPlus   Full Text: PDE(256 KB) INNE CNF
	Rights and Permissions
	24. Multi-GHz systems clocking
	Oklobdzija, V.G.;
	ASIC, 2003. Proceedings. 5th International Conference on Volume 2, 21-24 Oct. 2003 Page(s):701 - 706 Vol.2
	AbstractPlus   Full Text: PDF(436 KB) ISSE CNF
	Rights and Permissions
	25. A low-power 6-b Integrating-pipeline hybrid analog-to-digital converter (Bluetooth transceive
3;	Diduck, Q.; Margala, M.;
	SOC Conference, 2003, Proceedings, IEEE International [Systems-on-Chip]
	17-20 Sept. 2003 Page(s):337 - 340
	Digital Object Identifier 10.1109/SOC.2003.1241538
	AbstractPlus   Full Text: PDF(338 KB) 표표도 CNF Rights and Permissions

Minspec\*

Help Contact Us Privac

& Copyright 2006 : E



Home | Login | Logist | Access information | Alc

Welcome United States Patent and Trademark Office

IEEE XPLORE GUIDE

Search Kesu	rs.		eropise search here arises some			
Your search r	((pipelin*) <near 10=""> (halt*, stop* natched 32 of 1318251 documents f 100 results are displayed, 25 to a</near>	<b>5</b> .	uspend*) <and> stage*)<in>"</in></and>	]e-mail		
" Saarch Onti	nite	S. 46. C.	n ann an ann an ann an ann an ann an ann an a			
» Search Options		Modify Search				
View Session History		(((pipelin*) <near 10=""> (halt*, stop*, held , hold*, suspend*) <and> stage*)<in> metad</in></and></near>				
New Search		Check to search only within this results set				
		Display F	ormat:			
» Koy						
HIII EI JNI.	IEEE Journal or Magazine	riew:	selected items   Select All Deselect All			
iee Jnl	IEE Journal or Magazine					
HEER CAF	IEEE Conference Proceeding	[ 1.	. A 10-b, 75-MHz two-stage pipelined bipolar A/D converter			
IEE CNF	IEE Conference Proceeding		Colleran, W.T.; Abidi, A.A.;			
	IEEE Standard		Solid-State Circuits. IEEE Journal of Volume 28, Issue 12, Dec. 1993 Page(s):1187 - 1199			
cts Beb	IEEE Stationard		Digital Object Identifier 10.1109/4.261991			
			AbstractPlus   Full Text: PDE(1100 KB) HEEE JRIL			
			Rights and Permissions			
		□ ²	A 10 b 50 MHz pipelined CMOS A/D converter with S/H Yotsuyanagi, M.; Etoh, T.; Hirata, K.; Solid-State Circuits, IEEE Journal of Volume 28, Issue 3, March 1993 Page(s):292 - 300 Digital Object Identifier 10.1109/4.209996  AbstractPlus   Full Text: PDE(720 KB) ISSE JNL Rights and Permissions			
		L 3	A CMOS transistor-only 8-b 4.5-Ms/s pipelined analog-to-digital converter using fully circuit techniques Chung-Yu Wu; Chih-Cheng Chen; Jyh-Jer Cho; Solid-Slate Circuits, IEEE Journal of Volume 30, Issue 5, May 1995 Page(s):522 - 532 Digital Object Identifier 10.1109/4.384165 AbstractPlus   Full Text: PDE(944 KB) IEEE JNL Rights and Permissions	-differe		
		4.	. A 10-b 20-Msample/s low-power CMOS ADC  Won-Chul Song; Hae-Wook Choi; Sung-Ung Kwak; Bang-Sup Song;  Solid-State Circuits. IEEE Journal of  Volume 30, Issue 5, May 1995 Page(s):514 - 521  Digital Object Identifier 10.1109/4.384164  AbstractPlus   Full Text: PDE(656 KB) ISSE JNL.  Rights and Permissions			
		3 <sup>333</sup> 5.	. A 13-b 40-MSamples/s CMOS pipelined folding ADC with background offset trimming	g		

Myung-Jun Choe; Bang-Sup Song; Bacrania, K.;

Volume 35, Issue 12, Dec. 2000 Page(s):1781 - 1790

Solid-State Circuits, IEEE Journal of

Digital Object Identifier 10.1109/4.890291

AbstractPlus | Full Text: PDF(348 KB) ISSE CNF Rights and Permissions

31. An experimental low-power CMOS pipeline ADC using feedforward sample-and-hold amplifi

Chi-Tat Tam; Elmasry, M.I.;

Electrical and Computer Engineering, 1998, IEEE Canadian Conference on

Volume 1, 24-28 May 1998 Page(s):257 - 260 vol.1 Digital Object Identifier 10.1109/CCECE.1998.682731

AbstractPlus | Full Text: PDF(336 KB) IEEE CRF

Rights and Permissions

32. A 14-bit 10-MHz calibration-free CMOS pipelined A/D converter

Singer, L.A.; Brooks, T.L.;

VLSi Circuits, 1996. Digest of Technical Papers, 1996 Symposium on

13-15 June 1996 Page(s):94 - 95

Digital Object Identifier 10.1109/VLSIC.1996.507727

AbstractPlus | Full Text: PDE(160 KB) HEEE CNF

Rights and Permissions

Help Contact Us Privac

© Copyright 2006 (£

#Inspec